ATTORNEY DOCKET No. 03-LJ-011 (STMI01-03011)
U.S. SERIAL NO. 10/604,964
PATENT

REMARKS

Claims 1-3 and 20-36 are pending in the application.

No Claims have been amended, and reconsideration is respectfully requested.

Applicant incorporates by reference its remarks made in Applicant's Amendment and Response to Final Office Action faxed to the United States Patent and Trademark Office on July 30, 2007. Attached are the three (3) pages, as requested by the Examiner.

ATTORNEY DOCKET No. 03-LJ-011 (STM101-03011)
U.S. SERIAL NO. 10/604,964

PATENT

As a result of the foregoing, the Applicant asserts that the remaining Claims in the Application are in condition for allowance, and respectfully requests an early allowance of such Claims.

If any issues arise, or if the Examiner has any suggestions for expediting allowance of this Application, the Applicant respectfully invites the Examiner to contact the undersigned at the telephone number indicated below or at wmunck@munckbutrus.com.

The Commissioner is hereby authorized to charge any additional fees connected with this communication or credit any overpayment to Munck Butrus Deposit Account No. 50-0208.

Respectfully submitted,

MUNCK BUTRUS CARTER, P.C.

Date: 1012 29,28

William A. Munck

Registration No. 39,308

P.O. Box 802432

Dallas, Texas 75380 (972) 628-3600 (main number)

(972) 628-3616 (fax)

E-mail: wmunck@munckbutrus.com

From Page No.__

Recently it has been proposed [a] that cost input vector combinations can be applied to circuit in order to reduce the total leakage current that the design expends. For example to an NAND gate, It may be more adventigeous to provide an input vector of all to reduce leakage power on other input combinations. This problem is further complicated by gate leakage I not discussed in [1]. to illustrate the issue see the tigure below is -different and a second of the season of the second of the

The technique of Bookean Sutis Siability can be used to determine the total set of input value that in minimize total reakage current [1]. The issue then arises as to how a low reakage vector set should be applied. A simple solution

Horsein Date

To Page

Witnessed & Understood by me.


RERNARY BOURGAN Anderson

Date

Recorded by Razuk Horsein

iege No.

Cand elegant) one is to use a scan chain to insert the low leakage state when the design is in sleep mode. This can be done with only one extra input signal to the design. Let us call this signal "sleep," The input signals can be generated on-chip from a BIST or provided from off-chip Via the scan in port. A mechanism to ensure that only the right number of input is an vectors are provided can be done by an FSM based counter or some other mechanism.



NAID BOURGIN



Invented by Recorded by Recorded by Rich


Date

Book No._

From Page No..

The sleep signal be an internal or external signal.

FIM counter



This approach has advantages over that proposed in [2] because only 2 external considerable prints are needed for initiating it (provided an external external sleep crain in signal are provided. Also, "sleep" and sleep crain is used to supply the injust since the scan chain is used to supply the injust vector there are 2 other advantages with it.

(1) There is no extra delay overhead and, and lip-flops is regioned.

[1] F.A. Alord, S. Hasson, K.A. Sakallah, O. Blaath

"Robust SAT-Based Sewith Algorithm to Leakinge Former Reduction," International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS), Servi Spain 2002.

EZJ A Chandrakaran, W. Bowhill, F. Fox eds, "Design of High-Performance Muroprocessor Circuits," Piscatalis. NJ IEEE Piess, 2001

Witnessed & Understood by me. Date Invented by Recorded by Recorded by North Anderson Recorded by North Horsan